Non-idealities in DAC
Output Elements
R and C
in
M1
M2
M3
M5
in
M4
Timing errors
synchronization
clock Jitter
Switching
glitch
Previous slide
Next slide
Back to first slide
View graphic version